MPI as a programming model for High-Performance Reconfigurable Computers

ArchES Computing

Manuel Saldaña

SciNet SNUG – October 12, 2011 Toronto, Canada

Overview

- FPGAs and High-Performance Reconfigurable Computers
- What is ArchES-MPI?
 - Programming model
 - Message-Passing Engine
 - Functionality
 - Platforms
 - Use cases
- Future Work

High-Performance Reconfigurable Computer Model



- One or more interconnected Hosts
- One or more General Purpose Processors (X86)
- One or more FPGA Clusters
- One or more accelerators per FPGA

FPGAs in High-Performance Computing

- FPGAs as accelerators => Co-processors to CPUs
 - CRAY
 - SGI
 - SRC
 - DRC
 - Xtreme Data
 - Convey
 - ...
- The main obstacle has been the programming model!!

Challenges

- Some FPGA programming models try to automatically:
 - Extract parallelism
 - communication,
 - synchronization
 - load balance
 - algorithm itself
 - Generate Hardware
 - signal timing,
 - Iow-level structures: registers, logic gates & LUTs
 - Physical placement of components

FPGAs and MPI



At ArchES Computing, we know both worlds and we leverage that knowledge to create High-performance Systems

Why ArchES-MPI?

- Subset implementation of the MPI <u>standard</u>
 - API syntax and semantics
- Optimization of communications
- Widely used in the HPC world
 - distributed memory machines
- Provides portability
 - by adding layers of abstraction
- Isolates software from hardware changes
- Vast amount of documentation and examples available

Why ArchES-MPI?

- Ease of use: reduce the number of APIs
 - Inter-host communication (sockets, MPI)
 - X86-FPGA communication (vendor-specific)
 - X86-X86 Intra-host communication (pthreads, OpenMP)
 - For embedded processors (custom)
- Use one single API: MPI
 - ArchES-MPI is an implementation to achieve this

What is ArchES-MPI?

- Parallelism is explicitly stated
- Get the parallel algorithm right!





Communicating processes

What is ArchES-MPI?

Test and debug parallel implementation

Typical MPI cluster



What is ArchES-MPI?

Gradually introduce accelerators, which are treated as peers to processors



Computing Elements

Software-Hardware partitioning

 MPI as a common abstraction ("Language") between software and hardware experts



Software guy



Hardware guy

ArchES-MPI is software and hardware

- Adds software and hardware middle-ware layers
- Abstracts low-level communication details
- Makes applications more portable



Message Passing Engine (MPE)



Status and Control signals (busy, done, enable, etc.)

MPI ring communication pattern

```
void main (int argc, char **argv) {
    int x, my rank, size;
    MPI_Init(...);
    MPI_Comm_rank(...&my_rank);
    MPI_Comm_size(..., &size);
    if (my rank == 0) {
       x = 1:
       MPI_Send(&x,1,MPI_INT,1,...);
       MPI_Recv(&x,1,MPI_INT,size-1,...);
    else if (my rank == size-1) {
       MPI_Recv(&x,1,MPI_INT,my_rank-1,...);
       X++:
       MPI Send(&x,1,MPI INT,0,...);
    }
    else {
       MPI_Recv(&x,1,MPI_INT,my_rank-1,...);
       X++;
       MPI_Send(&x,1,MPI_INT,my_rank+1,...);
    }
    MPI Finalize();
}
```



MPI Size = 5 ranks

Supported MPI Functions

- Point-to-Point
 - Blocking
 - MPI_Send
 - MPI_Recv
 - Non-Blocking
 - MPI_Isend
 - MPI_Irecv
 - MPI_Wait/MPI_Test
- One-side-communications
 - MPI_Alloc_mem
 - MPI_Put/MPI_Get

- Collective Operations
 - MPI_Barrier
 - MPI_Bcast
 - MPI_Gather/MPI_Scatter
 - MPI_Reduce
 - MPI_Allreduce
- Miscellaneous
 - MPI_Init
 - MPI_Finalize
 - MPI_Comm_Rank
 - MPI_Comm_Size
 - MPI_Wtime

ArchES-MPI Framework



Profiling with Jumpshot

* 🔰 🕯			« »		👚 🔍 🖪			> 📥 🧲			
Max. Depth	Zoom Leve	el Global Min T	ime Vi	iew Init Time	Zoom Focus Tim	View Final Tim	e Global I 8 1 0 5 8	Max Time	Time Per Pixel	- G 💓	Row
iveExclusionRa 🔻		0.0201113			1.0555201001		0.1050		1	TimeLines -	Row (
G-2 ^											
Sank O RECV											
Rank 0 SEND											
Rank 1 RECV											- 1
Rank 1 COMP		4 1									
Rank 1 SEND				<u> </u>							Meret a
Rank 2 RECV			þ								Ala de la compañía de
Rank_2_COMP											
Rank_2_SEND					/						
Rank_3_RECV						₹ 🔌					
Rank_3_COMP											
Rank_3_SEND						-					1000
Rank_4_RECV					Ŵ	×	/				
Rank_4_COMP						1	1				- 10
Rank_4_SEND											
Rank_5_RECV						<u>}/</u>		*			ale contra
Rank_5_COMP						/			Ĩ		
Rank_5_SEND									/		
Rank_6_RECV									/		-
Rank_6_COMP									/		
Rank_6_SEND								Ÿ			
Rank_7_RECV									♥ ```		
Rank_7_COMP											
Rank_7_SEND 🖕							¥.				
•											•
d_rank 🔺		1		1	1		1	1	1		Fit A
-	4.055	36 4	.0554	4.05544	4.05548	4.05552	4.05556	4.0556	4.05564	4.055	٩
									Tii	me (seconds) 🚽	•

(Daniel Nunes @ UofT)

- Well-known tool
- Extracts MPI protocol states from the MPE
- Profile just like in Software

 Works only for embedded processors and hardware engines

FSB-based platform



ArchES software and infrastructure brings this machine to life!

Intel S7000FC4UR server system

FSB-based platform



- Up to 15 FPGAs can be placed in the server divided across 3 stacks
- Very tight coupling between all FPGAs, system CPU and system memory

Use case (1/3)

University of Texas at Austin: FAST, A Processor Architecture Simulator "Unlike physical world, computers grow in complexity faster than they get faster"



- Nallatech FSB FPGA
 Accelerated platform
- Follows a typical coprocessor model
- MPI Point-to-Point and MPI one-side operations

Use case (2/3)

University of Toronto: A Multi-FPGA Architecture for Stochastic Restricted Boltzmann Machines (Neural Networks)



- BEE2 and BEE3 platforms
- 145X Speedup compared to single CPU
 - 3.13 billion connection-updates-persecond
- Embedded PowerPC processor
- DataFlow communication requirements
 - Simultaneous message reception from different sources
 - Full-duplex
 - Overlap communication and computation

Use case (3/3)

The Hospital for Sick Children (Structural Biology and Biochemistry at UofT) – Molecular Dynamics





- MPMD A Mix of different SW processes and different HW accelerators
- Software for processors is plain MPI on C++
- Nallatech FSB FPGA Accelerated Platform

Future directions

- QPI Modules
- PCIe Gen2-X8 or better
- Zynq devices (2 ARM cores + FPGA fabric)
- Embedded, Scientific and Data Centre applications will drive future developments

Questions?

Thank you!

ArchES Computing

msaldana@archescomputing.com www.archescomputing.com