The Performance of Memory: Avoiding time-wasting pitfalls



Fall 2012





HW2

uint8_t charmean(uint8_t *data, const int r, const int c, const int

```
const double sig = 2./9.*(nhalo*nhalo);
double pi = 4.*atan(1.);
double mean=0.;
for (int i=r-nhalo; i<=r+nhalo; i++) {</pre>
    for (int j=c-nhalo; j<=c+nhalo; j++) {</pre>
        double d = 1.0*data[i*rowsize+j];
        double e = expf(-(double)((i-r)*(i-r)+(j-c)*(j-c))/sig)
        mean += d^*e;
    }
}
mean /= sig*pi;
return (uint8_t)roundf(mean);
```

HW2

```
__global__ void cuda_smoothimage(uint8_t *data,
```

```
uint8_t *smootheddata,
```

const int nhalos, const int rows, const int cols) {

```
const double sig = 2./9.*(nhalos*nhalos);
const double pi = 4.*atan(1.);
const int rowsize=cols+2*nhalos;
```

```
int r = threadIdx.y + blockIdx.y*blockDim.y;
int c = threadIdx.x + blockIdx.x*blockDim.x;
```

```
if (r<rows && c<cols) {
    r += nhalos;
    c += nhalos;
    double mean = 0.;
    for (int i=r-nhalos; i<=r+nhalos; i++) {
        for (int j=c-nhalos; j<=c+nhalos; j++) {
            double d = 1.0*data[i*rowsize+j];
            double e = exp(-(double)((i-r)*(i-r)+(j-c)*(j-c))/sig);
            mean += d*e;
        }
    }
    smootheddata[r*rowsize + c] = (uint8_t)round(mean/(sig*pi));
}
return;</pre>
```

CUDA Memories

Memory	On Chip?	Cached?	R/W	Scope			
Register	On	No	R/W	Thread	Global		
Shared	On	No	R/W	Block	Mem (On Card)		
Global	Off	No	R/W	Kernel, Host	Registers		
Constant	Off	Yes	R	Kernel, Host	(On Chip)	(On Chip) SM#I	
Texture	Off	Yes	R(W?)	Kernel, Host			
'Local'*	Off	No	R/W	Thread			

* if you run out of registers, will put 'local' mem in global.





Making effective use of CUDA memories

- Preload data wherever possible
- Global memory -
 - Coalesced access
 - Make use of 128B (or, maybe, 32B) at a time
- Profiler to see what's happening
- Shared memory
 - Bank conflicts


Memory	On Chip?	Cached?	R/W	Scope
Register	On	No	R/W	Thread
Shared	On	No	R/W	Block
Global	Off	No	R/W	Kernel, Host
Constant	Off	Yes	R	Kernel, Host
Texture	Off	Yes	R(W?)	Kernel, Host
'Local'*	Off	No	R/W	Thread





Stalling on Memory Access

- Graphics card schedules by the warp on an SM
- All warps that are ready to execute get scheduled
- Not ready to execute stalled on memory access
- Nothing ready SM sits idle.








Stalling on Memory Access

- Two ways to ensure no idle SM:
 - Lots of warps (=blocks*threads/32); hide latency with other threads.
 - Little or no stalling on memory access; hide latency within threads.
- Sometimes work to counter purposes! Must experiment to see what works best for your algorithm.








Stalling happens on use.

- Kernel does not stall on loading data
- Stalls when data not yet ready needs to be used
- Can "preload" data that you will need at beginning of kernel
- Hide latency by doing as much work as possible before need bulk of data.








Keep memory accesses going


- Make maximum use of memory bandwidth hardware provides
- To fully use a pipe, must have bandwidth x latency memory accesses 'in flight'.
- Little's Law, Queueing theory - <u>http://en.wikipedia.org/</u> wiki/Little%27s_law








- Global memory is slow
- Get as much out of it per access as possible
- HW reads 128 byte lines from global memory (Fermi: can turn off caching and read 4x 32byte segments)
- Want to make the most of this











- Corresponds to 4B for each thread in a warp
- If each thread in warp reads consecutive float, aligned w/ boundary, can be coalesced into 1 read: high bandwidth
- Warp can continue after
 I global read cycle








- If each thread in warp reads consecutive float, but offset, can be coalesced into 2 read: reduced bandwidth
- Warp can continue after
 2 global read cycle (and 128B of bandwidth wasted)







- Random access is a nightmare
- Can potentially take 32 times as long, wasting 97% of available global memory bandwidth








List reversal

- Imagine having to reverse a list
- (Sounds dumb, but matrix transpose, partial pivoting, various graph algorithms require data reordering)
- Obvious way to do this, particularly on older (pre cc 1.2) hardware, doesn't work well:







List reversal


```
__global__ void cuda_reverse(const float *xd,
float *yd,
const int n) {
```


```
int i = threadIdx.x + blockIdx.x*blockDim.x;
if (i<n) {
    yd[n-(i+1)] = xd[i];
}
return;
}
Read - coalesced</pre>
```





List reversal






Write - reversed - possibly noncoalesced







HW2

```
_global__ void cuda_smoothimage(uint8_t *data,
                                uint8_t *smootheddata,
                                const int nhalos, const int rows, const int cols) {
  const double sig = 2./9.*(nhalos*nhalos);
  const double pi = 4.*atan(1.);
  const int rowsize=cols+2*nhalos;
  int r = threadIdx.y + blockIdx.y*blockDim.y;
  int c = threadIdx.x + blockIdx.x*blockDim.x;
  if (r<rows && c<cols) {
      r += nhalos;
                                                            global memory access
      c += nhalos;
      double mean = 0.;
      for (int i=r-nhalos; i<=r+nhalos; i++) {</pre>
           for (int j=c-nhalos; j<=c+nhalos; j++) {</pre>
               double d = 1.0*data[i*rowsize+j];
               double e = exp(-(double)((i-r)*(i-r)+(j-c)*(j-c))/sig);
               mean += d^*e;
           }
      smootheddata[r*rowsize + c] = (uint8_t)round(mean/(sig*pi));
```

return;

HW2

```
__global__ void cuda_smoothimage(uint8_t *data,
```

uint8_t *smootheddata,

const int nhalos, const int rows, const int cols) {

```
const double sig = 2./9.*(nhalos*nhalos);
const double pi = 4.*atan(1.);
const int rowsize=cols+2*nhalos;
```

int r = threadIdx.y + blockIdx.y*blockDim.y; int c = threadIdx.x + blockIdx.x*blockDim.x;

CUDA thread blocks are organized filling in x direction first, then y, then z; $(x,y,z) \times is$ fastest moving.

Map to image: columns are fastest varying, then rows.

So this thread ordering has thread #1 accessing pixel 1, thread #2 accessing pixel 2, etc... coallesced.

```
__global__ void cuda_smoothimage_uncoallesced(uint8_t *data,
```

uint8_t *smootheddata,

const int nhalos, const int rows, const int cols) {

```
const double sig = 2./9.*(nhalos*nhalos);
const double pi = 4.*atan(1.);
const int rowsize=cols+2*nhalos;
```

int c = threadIdx.y + blockIdx.y*blockDim.y; int r = threadIdx.x + blockIdx.x*blockDim.x; (+flip row, col in grid)

```
if (r<rows && c<cols) {
    r += nhalos;
    c += nhalos;
    double mean = 0.;
    for (int i=r-nhalos; i<=r+nhalos; i++) {
        for (int j=c-nhalos; j<=c+nhalos; j++) {
            double d = 1.0*data[i*rowsize+j];
            double e = exp(-(double)((i-r)*(i-r)+(j-c)*(j-c))/sig);
            mean += d*e;
        }
    }
    smootheddata[r*rowsize + c] = (uint8_t)round(mean/(sig*pi));
}
</pre>
```

NSight, Eclipse edition

- For Mac, Linux in CUDA 5.0
- (NSight for Studio for win earlier)
- type "nsight", put into IDE with debugger, profiler, etc

0 0	X C/C++ - class2-answers/smoothimage-cuda.cu - Nsight
e <u>E</u> dit <u>S</u> ource Refac <u>t</u> or <u>N</u> avi	gate Se <u>a</u> rch <u>P</u> roject <u>R</u> un <u>W</u> indow <u>H</u> elp
3• 🖩 🗞 🗠 🖉 • 🗞 🗎 🖆	• 🚳• 🗟 • 🞯 •] 🏇 • O • 🢁 •] 🧶 🖉 •] 🌆 🖩] 🖗 • 🖗 • 🗇 •
Project Explorer 😫 🗧 🗖	🗈 smoothimage-cuda.cu 🛱 🔨
E 😵 ♥	<pre>#include <stdio.h> #include <stdib.h> #include <stdib.h> #include <stdint.h> #include <stdint.h> #include <cuda.h> #include <cuda.h> #include <sys time.h=""> #define CHK_CUDA(e) {if (e != cudaSuccess) {fprintf(stderr, "Error: ks\n", cudaGetErrorString(e)); exit(-1);} } #define CHK_ERROR() {cudaError e=cudaGetLastError(); CHK_CUDA(e); }</sys></cuda.h></cuda.h></stdint.h></stdint.h></stdib.h></stdib.h></stdio.h></pre>
	(t transliteration from the CDU ands t/
	/* transliteration from the CPU code */
	<pre>eglobal void cuda_smoothimage(uint8_t *data,</pre>
	uint8_t *smootheddata,
	const int nhalos, const int rows, const int cols) (
	<pre>const double sig = 2./9.*(nhalos*nhalos); const double pi = 4.*atan(1.); const int rowsize=cols+2*nhalos;</pre>
	<pre>int r = threadIdx.y + blockIdx.y*blockDim.y;</pre>
	<pre>int c = threadIdx.x + blockIdx.x*blockDim.x;</pre>
	<pre>if (r<rows &&="" (int="" +="nhalos;" c="" c<cols)="" double="" for="" i="r-nhalos;" i++)="" i<="r+nhalos;" j="c-nhalos;" j++)="" j<="c+nhalos;" mean="0.;" r="" th="" {="" {<=""></rows></pre>
	😰 Problems 🕢 Tasks 🕒 Console 📼 Properties 🛷 Search 😫
	No search results available. Start a search from the search dialog





Profile Configurations

- Under profile menu, Profile
 Configurations
 will let you
 choose the
 executable,
 arguments to
 profile
- Then clicking "profile" takes you into profiling perspective, does timeline.

CITA|ICAT

Create, manage, and run configurations

CUDA application profiling using NVIDIA Visual Profiler

				_
📑 🗶 🖻 🔆	Name: smoothimage-cuda			
<u></u>	📄 Main 🕪 Arguments 🔤 Profil	er 📧 Environmer	nt 🧤 Source 🔲 🗖 <u>C</u> omn	nor
▼ C C/C++ Application	Program arguments:			
🖸 smoothimage-cud	hubble-udf.pgm hubble-udf-smoo	oth.pgm hubble-u	df-smooth-cuda.pgm 4	12
Launch Group				
			<u>\</u>	Vari
	Working directory:			
	\${workspace_loc:class2-answer	s}		
	✓ Use de <u>f</u> ault			
		Workspace	File System Va	riab
			Apply	Re
Filter matched 3 of 4 item:				

4.1

Profile Configurations

File Edit Navigate Search Project	ct <u>B</u> un <u>W</u> indow <u>H</u> elp				
] 📬 🖬 🛍 🖮 🚳 🖷 🖓 - 🥵] 9,-	• Q•]∦•]§ • § • % \$• \$•			ſ	😁 😟 Profile
🗟 smoothimage-cuda.cu 🛛 🐛 •smo	othimage-cuda El		• D	Detail Graphs	et 🔍 🕫
S=9+ 2 2 2 2 2				Compute	
5	0.25 s	0.5 s	0.75 s	Name	Value
E Process 516				- Duration	
Thread -199790				Session	405.58 ms
Runtime AM cudaMalloc		JaM		Timeline	404.614 ms
Driver API				Kernels	169.618 ms
Profiling Overhe [0] Tesla M2070				Utilization	41.8%
Context 1 (CUDA)				Invocations	6
WemCpy (Ht					-
T MemCpy (Dt					
Compute	Cu:	la_s			
7 11.6% [1] 7 21.0% [2]_					
¥ 21.0% [2] ¥ 38.7% [1]		5a_5			
7 17.0% [1]					
Analysis 18 C Details Conso					
Scope	Results				
O Analyze Entire Application					
Analyze Kernel (select in timeline)					
	,				
Stages					
Reset All 🙈 Analyza	e All				
Uncoalesced Global Memory					
sinconfesced drobal memory					
Divergent Branch	K 0				
1					

- Initial time line gives overview of kernels duration for entire run
- "Analyze entire application" also lets you see if you're keeping multiple GPUs busy, etc.
- Analyze Kernels lets you get stats about particular kernels.
 CITA|ICAT

Scope	Results					
O Analyze Entire Application	Uncoalesced Globa	Uncoalesced Global Memory Accesses Global memory loads and stores have poor access patterns, leading to inefficient use of global Select from the table below to see the source code which generates the inefficient globa				
 Analyze Kernel (select in timeline) 						
Stages Reset All Analyze All	Location	Description				
🗠 Reset All 🔄 Analyze All	▼ File: smoothimage-cu	uda.				
Uncoalesced Global Memory	Line: 31	Global Load L2 Transactions/Access = 12.765103492555815 [58				
Divergent Branch		Global Store L2 Transactions/Access = 3.525573810734513 [20]				
		Global Store L2 Transactions/Access = 3.525573810734513 [20]				
Scope	Results					
Scope O Analyze Entire Application	Results Uncoalesced Globa	al Memory Accesses				
Scope O Analyze Entire Application O Analyze Kernel (select in timeline)	Results Uncoalesced Globa & Global memory loads					
Scope O Analyze Entire Application O Analyze Kernel (select in timeline) Stages	Results Uncoalesced Globa & Global memory loads	al Memory Accesses and stores have poor access patterns, leading to inefficient use of global mer				
Scope O Analyze Entire Application O Analyze Kernel (select in timeline)	Results Uncoalesced Globa Global memory loads Select from the table	al Memory Accesses and stores have poor access patterns, leading to inefficient use of global mer e below to see the source code which generates the inefficient global loads a Description				
Scope O Analyze Entire Application O Analyze Kernel (select in timeline) Stages	Results Uncoalesced Globa Global memory loads Select from the table Location	al Memory Accesses and stores have poor access patterns, leading to inefficient use of global mer e below to see the source code which generates the inefficient global loads a Description				


• Have to do for each kernel under consideration

CITA|ICAT

- Profiler may have to run multiple times each to get all the data
- Uncoallesced one has (even) worse memory access: more transactions (4x)



- Cuda/OpenCL profiler comes with NVidia SDK 3.2, 4.0
- run with computeprof
- From there, you can run an application and look at timings







• Click 'Profile application' to begin getting data,

<u>File Session View Options Window H</u> elp
Sessions Manager 8
\varTheta 🔿 🔿 🔀 Welcome to Compute Vis
Project————————————————————————————————————
Recent r Profile application
Dpen Import CSV
Create Help
Show this dialog on startup
Close





- Click 'Profile application' to begin getting data,
- Enter directory, executable, and arguments of program to profile,

00		X	Session settings			
ession	Profiler Cou	inters	Other Options			
Session	Name:	Sessio	onl			
Launch: Working Directory: Arguments:		/home/	ljdursi/gpuclass/class4/reverse" 💌			
		/home/ljdursi/gpuclass/class4				
🗶 Enabl	e profiling at	applica	tion launch			
	API trace					
_ • ·	i separate wi	ndow				





- Click 'Profile application' to begin getting data,
- Enter directory, executable, and arguments of program to profile,
- and then run the program. Program runs several times to get all counter information.







- Summary table shows lots of good stuff
- Here we see overall kernel time is about 12% faster, presumably because of roughly ~12% better global memory throughput.


Method	#Calls	GPU time 🛛 🗸	%GPU time	glob mem read throughpu	glob mem write	glob mem overall thro
1 cuda_reverse	1	2.88	6.95	1.33333	1.33333	2.66667
cuda_reverse_coalesced	1	2.56	6.18	1.5	1.5	3
3 memcpyHtoD	4	23.712	57.26			
4 memcpyDtoH	2	12.256	29.59			





Another Example: Multi-block y=ax+b

- Break input, output vectors into blocks
- Within each block, thread index specifies which item to work on
- Each thread does one update, puts results in y[i]








Another Example: Multi-block y=ax+b

- Break input, output vectors into blocks
- Within each block, thread index specifies which item to work on
- Each thread does one update, puts results in y[i]
- But now with a stride:
- Can coalesce reads, writes, but not both.








Another Example: Multi-block y=ax+b

Break input, output

vectors into hlocks

	Method	#Calls	GPU time 🛛 🗸	%GPU time	glob mem read throughput	glob mem write	glob mem overall	gld efficiency	gst efficiency	instr
1	cuda_saxpb_strided	1	4.608	7.61	18.6806	18.6806	37.3611	0.307692	0.307692	0.14
2	cuda_saxpb	1	3.008	4.97	4.78723	4.78723	9.57447	1	1	0.04
3	memcpyHtoD	4	37.088	61.32						
4	memcpyDtoH	2	15.776	26.08						


- Each thread does one update, puts results in y[i]
- But now with a stride:
- Can coalesce reads, writes, but not both.







- Rewriting algorithm to ensure coalesced memory access probably most important optimization.
- Try to rearrange data before transfer to device to be in order needed;
- Reorder in shared mem if necessary.








 Each thread in warp accesses different bank: no problem.

○ ←			

SM#I



 Each thread in warp accesses different bank: no problem.




SM#I






- Each thread in warp accesses different bank: no problem.
- Each thread accesses same one value: 'broadcast', no problem.



SM#1



- Each thread in warp accesses different bank: no problem.
- Each thread accesses same one value: 'broadcast', no problem.
- Multiple threads need data from same bank: conflict. Accesses are serialized.



SM#I



 Imagine 8 banks, and working on an 8xN matrix

-		•	•	•		•	
0	I	2	3	4	5	6	7
8	9	10		12	13	14	15
16	17	18	19	20	21	22	23
24	25	26	27	28	29	30	31
32	33	34	35	36	37	38	39
40	41	42	43	44	45	46	47
48	49	50	51	52	53	54	55
56	57	58	59	60	61	62	63





- Imagine 8 banks, and working on an 8xN matrix
- Row operations are great

0		2	3	4	5	6	7
8	9	10		12	13	14	15
16	17	18	19	20	21	22	23
24	25	26	27	28	29	30	31
32	33	34	35	36	37	38	39
40	41	42	43	44	45	46	47
48	49	50	51	52	53	54	55
56	57	58	59	60	61	62	63





- Imagine 8 banks, and working on an 8xN matrix
- Row operations are great
- Column operations maximally bad

0	I	2	3	4	5	6	7
8	9	10		12	13	14	15
16	17	18	19	20	21	22	23
24	25	26	27	28	29	30	31
32	33	34	35	36	37	38	39
40	41	42	43	44	45	46	47
48	49	50	51	52	53	54	55
56	57	58	59	60	61	62	63





- Imagine 8 banks, and working on an 8xN matrix
- Row operations are great
- Column operations maximally bad
- Solutions
 - Row ops if possible

-	•	•	•	•	•	•	•
0		2	3	4	5	6	7
8	9	10		12	13	14	15
16	17	18	19	20	21	22	23
24	25	26	27	28	29	30	31
32	33	34	35	36	37	38	39
40	41	42	43	44	45	46	47
48	49	50	51	52	53	54	55
56	57	58	59	60	61	62	63





- Imagine 8 banks, and working on an 8xN matrix
- Row operations are great
- Column operations maximally bad
- Solutions
 - Row ops if possible
 - Pad matrix with extra column to stride across banks


-	•	•	•	•	•	•	•
0		2	3	4	5	6	7
8	9	10	11	12	13	14	15
16	17	18	19	20	21	22	23
24	25	26	27	28	29	30	31
32	33	34	35	36	37	38	39
40	41	42	43	44	45	46	47
48	49	50	51	52	53	54	55
56	57	58	59	60	61	62	63





Warps in multi-d blocks

- Easy to see how warps are assigned in I-d block:
 - First 32 = warp0
 - Next 32 = warp1..
- How done in 2d block?
- C ordering: x first, then y
- blockDim.x = 32:
 - warp 0 : blockDim.y = 0
 - warp I: blockDim.y = I..







```
global____void cuda_sgemm_shared(const float *ad, const float *bd,
                                                                   Striding through matrix
                         const int n, float *cd)
                                                                   w/ slow moving index;
 extern ____shared___ float shared_data[];
                                                                   Massive bank conflicts if
  int loci = threadIdx.x;
                                                                     blocksize = warpsize
 int locj = threadIdx.y;
 int tilesize = blockDim.x;
 int bx = blockIdx.x;
  int by = blockIdx.y;
 int i = threadIdx.x + blockIdx.x*blockDim.x;
  int j = threadIdx.y + blockIdx.y*blockDim.y;
 int k;
 int blockk;
 float *atile = &(shared_data[0]);
  float *btile = &(shared_data[tilesize*tilesize]);
 double sum;
 if (i<n && j<n) {
     sum = 0.;
     for (blockk=0; blockk<gridDim.x; blockk++) {</pre>
         /* read in shared data */
          atile[loci*tilesize + locj] = ad[(tilesize*bx+loci)*n + (tilesize*blockk+locj)];
          btile[loci*tilesize + locj] = bd[(tilesize*blockk+loci)*n + (tilesize*by+locj)];
          _____syncthreads();
          for (k=0; k<tilesize; k++)</pre>
              sum += atile[loci*tilesize + k]*btile[k*tilesize + locj];
          __syncthreads();
      }
      cd[i*n + j] = sum;
  }
                                                         matmult.cu
  return;
```





Image with two sets on the set of the se	low	<u>H</u> elp							
Sessions Sessions	Sessions Sessions Profiler Output 🛛 Summary Table 🔀								
⊡Session1 ⊡Device 0	Γ	Method	#Calls	GPU time 🛛 🗸	%GPU time	warp serialize			
Context_0 [CUDA]	1	cuda_sgemm_shared	1	112289	63.09	58021046			
i⊟ Session2 i= Device 0	2	cuda_sgemm_shared_transpose	1	53739.4	30.19	0			
Context_0 [CUDA]	3	memcpyHtoD	4	6673.89	3.74				
i⊟ Session3 i⊟ Device_0	4	memcpyDtoH	2	5268.99	2.96				

blocksize = 32 marten\$./matmult --matsize=1536 --nblocks=48 = warpsize Matrix size = 1536, Number of blocks = 48. CPU time = 29466.5 millisec, GFLOPS=0.245966 GPU time = 522.71 millisec, GFLOPS=13.865733, diff = 0.000000. GPU2 time = 128.905 millisec, GFLOPS=56.225572, diff = 0.000000.

4x performance





Memory structure informs block sizes:

- By choosing block size in such a way to maximize global, shared memory bandwidth and preloading data into shared, can extract significant performance
- Get your code working first, then use these considerations to get them working fast

```
./matmult --matsize=1536 --nblocks=24
Matrix size = 1536, Number of blocks = 24.
CPU time = 29467.4 millisec, GFLOPS=0.245958
GPU time = 8.203 millisec, GFLOPS=883.549593, diff = 0.000000.
GPU2 time = 8.122 millisec, GFLOPS=892.361156, diff = 0.000000.
```

 Use tuned code where available (this is still much slower than CUBLAS, MAGMA!)





Homework: Transpose

- Using matmult as a template, write CPU code, then GPU code, which transposes a (float) matrix (square, for simplicity).
- First GPU version: just global memory accesses. (Either read or write necessarily non-coallesced.
- Second version: read tile into shared memory, do both read and write coallesced.
- Time the differences, and use profiler to examine access efficiency. Use (say) 16x16 blocks, and "big enough" that cpu, first gpu version take ~ seconds.
- Note: CPU version also benefits from this "tiling" due to cache



