# Latency, Occupancy & Streams





Tuesday, November 13, 12

# Homework 3



# In 2-D, both d/dx and d/dy collapse to single matrix-matrix multiply

- dudx = u Dx -- sum over x (stride I)
- dudy =  $(Dy)^t u$  -- sum over y (stride Nx) = left-multiply by  $(Dy)^t$

### NB: 3-D is different:

- dudx = u Dx -- stride l
- dudz = (Dz)^t u -- stride Nx\*Ny, as above, good
- dudy = ??? -- strides not consistent with BLAS syntax


### CuBLAS from CUDA 3 was slower than CPU-BLAS

# Homework 3: Transpose



### CuBLAS: No speed-difference u Dx vs. (Dy)^t u

• Striding/coalesced memory access taken care of




# HW 3: Saturation size



### Many small matrix-vector multiplies

• even <u>N=30 gives seizable fraction of peak</u>



### Latency



### time required to perform an operation

- ~20 cycles arithmetic
- 400-800 cycles global memory access
- cannot start dependent operation for this time
- can hide by overlapping with other operations

x = a + b;// takes ≈20 cycles to execute
y = a + c;// independent, can start anytime
(stall)
z = x + d;// dependent, must wait for completion



# Latency hiding (Little's law, again)

register read-after-write latency ~24 cycles

$$x = a + b;$$
  
 $z = x + d;$ 

SM will perform other operations while waiting

- Need 24 warps to hide 24 cycles latency, i.e. 32\*24=768 threads
- Or need code with independent operations:

x = a + b;// takes ≈20 cycles to execute y = a + c;// independent, can start anytime (stall) z = x + d;// dependent, must wait for completion

# Occupancy



Rule of thumb: Use as many threads as possible

Occupancy: # of threads on SM / max # of threads on SM

- Occupancy subject to various constraints
  - complete blocks assigned to SM
  - If combined register usage exceeds SM limits -> fewer blocks
  - If combined shared mem usage exceeds SM limits -> fewer blocks
  - number of blocks limited

### For Fermi:


- 32768 32-bit registers/SM
- 48KB shared memory/SM
- max 48 warps/SM (48\*32=1536 threads)
- max 8 blocks/SM
  - blocksize<1536/8=192 can NEVER reach full occupancy

# Learning about memory usage I



### Compiler diagnostics --ptx-options=-v

[pfeiffer@marten class6]\$ make clean
rm -f *.o matmult bitreverse
[pfeiffer@marten class6]\$ make matmult
nvcc -arch=sm_20 -03ptxas-options=-v -c matmult.cu
<pre>ptxas info : Compiling entry function '_Z14cuda_sgemm_regPKfS0_iPf' for 'sm_20'</pre>
<pre>ptxas info : Used 14 registers, 64 bytes cmem[0], 4 bytes cmem[16]</pre>
<pre>ptxas info : Compiling entry function '_Z17cuda_sgemm_sharedPKfS0_iPf' for 'sm_20'</pre>
ptxas info : Used 24 registers, 64 bytes cmem[0]
nvcc -arch=sm_20ptxas-options=-v -o matmult matmult.o -lcublas
[pfeiffer@marten class6]\$



- here: 2 floats/thread, i.e. 8 bytes/thread.
- Shared Mem/Max(#threads)=48K/1538=32bytes/thread -- should always be safe

# Learning about memory usage III



### CUDA visual profiler / nsight

- Lectures 3/4
- CUDA\_Profiler\_Users\_Guide.pdf
- Nsight\_Eclipse\_Edition\_Getting\_Started.pdf

# Occupancy calculator



#### developer.download.nvidia.com/compute/cuda/CUDA\_Occupancy\_calculator.xls

/Developer/NVIDIA/CUDA-5.0/tools/CUDA\_Occupancy\_Calculator.xls

Just follow steps 1, 2, and 3 below! (or click here for	help)		1.												n the grap
1.) Select Compute Capability (click):	2.0	(Help)				The other	data poi	nts repr	esent th	e range o	f possible	block siz	es, regist	er counts	, and shar
1.) Select compute capability (click).	2.0	CHRIDI	11 12.00				Varyin	ng Bloc	k Size		n i	120 1213			
2.) Enter your resource usage:			48			1	1	1		1		1.	4	8	
Threads Per Block	64	(Help)		-		1			1 >	•	1				
Registers Per Thread	24					+			$\mathbf{M}$						-
Shared Memory Per Block (bytes)	256		36	-									3		
(Don't edit anything below this line)			Multiprocessor Warp Occupancy 57			74						-	ssor		-
3.) GPU Occupancy Data is displayed here and in the graphs:	Communication		8 8 24			2							Occupal	4	
Active Threads per Multiprocessor	512	(Halp)	20										EO		
Active Warps per Multiprocessor	16		art		-								Warp		
Active Thread Blocks per Multiprocessor	8				7*										
Occupancy of each Multiprocessor	33%		12	7								-		2	
Physical Limits for GPU Compute Capability:	2.0			-											
Threads per Warp	32.0		0		-								-	0	11
Warps per Multiprocessor	48.0		1	16	78	140	202	264	326	388	450	512	- 8	0	
Threads per Multiprocessor	1536.0		TT.				Threa	ads Per I	Block				1		1
Thread Blocks per Multiprocessor	8.0		1		-						5				1
Total # of 32-bit registers per Multiprocessor	32768.0						11.	11							
Register allocation unit size	64.0		197	11			TY .	- 71			1	-			11
Register allocation granularity	warp		1	-8-				- 21			- 8	- 1			- 8
Shared Memory per Multiprocessor (bytes)	49152.0														
Shared Memory Allocation unit size	128.0														12
Warp allocation granularity (for register allocation)	0.0			- 0							11		1.		1
Allocation Per Thread Block						Va	rying Sh	ared Mer	nory Usa	ge					
Warps	2		48									-			
	2		ALL RADIES		+	•									-
Registers	1536 256		a 36	-											
Shared Memory These data are used in computing the persuance data in blue	256		88									-	-		
These data are used in computing the occupancy data in blue			Multiprocessor Warp Occupancy 15	1		1									
Maximum Thread Blocks Per Multiprocessor	Blocks		20				1								1
Limited by Max Warps / Blocks per Multiprocessor	8		23 12	-											ni.
Limited by Registers per Multiprocessor	21							-							1
Limited by Shared Memory per Multiprocessor	192		0												ŝ

# Occupancy more suggestion than rule

### In practice, important to try

matmult --matsize=1024 --nblocks=\$(NBLK)

\$(NBLK)	block-size	block-size sgem_shared (msec)		
512	4	896	4.4	
256	16	156	4.4	
128	64	36	4.4	
64	256	52	4.4	
32	1024	153	4.4	

# **CUDA default behavior**



### Kernel calls go into a "pipeline"

funcl<<<...>>>(...) func2<<<...>>>(...) func3<<<...>>>(...)


- later kernels will only execute when earlier ones complete
- only one kernel executes at a time. Data-transfers are in same pipeline

cudaMemcpyAsync(H2D)	Kernel<<<>>>	cudaMemcpyAsync(D2H)	
			 time

- Iow performance, if kernels cannot fill entire GPU
- Iost performance, because GPU idle during Memcpy
- Harald Pfeiffer GPU-minicourse Nov 2012

### Concurrency






### Slides with black background from NVidia StreamsAndConcurrencyWebinar.pdf

#### Harald Pfeiffer GPU-minicourse Nov 2012

Tuesday, November 13, 12

# Synchronous





#### All CUDA operations in the default stream are synchronous

# Asynchronous between GPU and CPU



kernel3 executes after kernel2


#### Harald Pfeiffer GPU-minicourse Nov 2012

Tuesday, November 13, 12

# Asynchronous kernels: Streams



### Each Stream is a separate execution pipeline



# Synchronization



#### Synchronize everything

- cudaDeviceSynchronize ()
- Blocks host until all issued CUDA calls are complete

#### Synchronize w.r.t. a specific stream

- cudaStreamSynchronize (streamid)
- Blocks host until all CUDA calls in streamid are complete

#### Synchronize using Events


- Create specific 'Events', within streams, to use for synchronization
- cudaEventRecord ( event, streamid )
- cudaEventSynchronize (event)
- cudaStreamWaitEvent ( stream, event )
  - cudaEventQuery ( event )

# Fineprint: One compute engine queue

### **Stream Scheduling**

#### Fermi hardware has 3 queues

- 1 Compute Engine queue
- 2 Copy Engine queues one for H2D and one for D2H
- CUDA operations are dispatched to HW in the sequence they were issued
  - Placed in the relevant queue
  - Stream dependencies between engine queues are maintained, but lost within an engine queue
- A CUDA operation is dispatched from the engine queue if:
  - Preceding calls in the same stream have completed,
  - Preceding calls in the same queue have been dispatched, and
  - Resources are available
- CUDA kernels may be executed concurrently if they are in different streams
  - Threadblocks for a given kernel are scheduled if all threadblocks for preceding kernels have been scheduled and there still are SM resources available
- Note a blocked operation blocks all other operations in the queue, even in other streams



### Homework 5: Streams



- Code two independent kernels that each use approximately half the GPU
- execute them without, and with streams, and observe the speed-up